

1. Temperature-resilient linearity performance of a channel-pocket-engineered SiGe-InGaAs

heterojunction TFET for RF range analog devices

Verma S.;Yadav V.K.S.;Rai S.

International Journal of Electronics Letters , Vol. (2025) , pp.

2. Field Effect Transistors in Gas Sensing Advances in Detection and Analysis of Diverse Gases

Singh A.K.;Rai S.;Roy N.

Classical to Quantum Transport in Multi Dimensional Field Effect Transistors , Vol. (2025) , pp. 275-308

3. A Si-Ge Heterojunction Doping-Less Tunnel FET with Reduced Ambipolarity and Temperature Dependence

Singh A.K.;Gupta G.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 1457 LNEE (2025) , pp. 1-11

4. Performance Analysis of Negative Capacitance-Based Gate All Around Tunnel Field Effect

Transistor

Verma S.;Yadav V.K.S.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 1457 LNEE (2025) , pp. 79-88

5. Analytical Modeling Assisted Performance Analysis of SiGe-Source Heterojunction TFETBased

Biosensor for Label-Free Detection

Verma S.;Yadav V.K.S.;Rai S.

Ecs Journal of Solid State Science and Technology , Vol. 14 (2025) , pp.

6. Investigation and optimisation of dual source inverted T channel dopingless TFET with Tunnel gate

Gupta G.;Rai S.

International Journal of Electronics , Vol. (2025) , pp.

7. Temperature and Dielectric Influence on Charge Plasma TFET Biosensors for Biomedical

Applications

Verma A.;Rai S.;Nagaria R.K.

Ecs Journal of Solid State Science and Technology , Vol. 14 (2025) , pp.

8. Vertical Double Gate Si-Ge Heterojunction Dopingless TFET Based on Charge Plasma Concept for Enhanced Analog Performance

Gupta G.;Rai S.

Silicon , Vol. 16 (2024) , pp. 5725-5737

9. Design and Investigation of Charge Plasma Based NCFET on MFIS and MFMIS Structure

Verma S.;Rai M.K.;Tripathi U.;Singh Yadav V.K.;Rai S.

Proceedings 2nd IEEE International Conference on Device Intelligence Computing and Communication

Technologies Dicct 2024 , Vol. (2024) , pp. 131-135

10. Analysis of III–V Heterojunction TFET for High-Frequency Analog Applications

Verma S.;Rai M.K.;Yadav V.K.S.;Rai S.

Journal of Electronic Materials , Vol. 53 (2024) , pp. 5468-5478

11. Sensitivity Analysis and Optimization of GaSb induced Double- Gate Junctionless Vertical

TFET for Gas Sensing Application

Verma S.;Rai M.K.;Deka B.;Yadav V.K.S.;Rai S.

2024 IEEE International Conference on Interdisciplinary Approaches in Technology and Management for

Social Innovation Iatmsi 2024 , Vol. (2024) , pp.

12. Impact of Negative Capacitance Junctionless Nanowire (NCJLNW) MOSFET on Ring Oscillator Design and Analysis

Manish Kumar Rai; Sanjeev Rai

International Journal of Innovative Technology and Exploring Engineering , Vol. (2023) , pp.

13. Performance Investigation of Graded channel and Dual-Metal Gate-Stack DG MOSFET

Verma S.;Rai M.K.;Kumar S.;Rai S.

5th International Conference on Power Control and Embedded Systems Icpces 2023 , Vol. (2023) , pp.

14. Low-Frequency Noise Characterization and Thermal Stability Analysis of Negative Capacitance Junction-Less Transistors

Rai M.K.;Rai S.

Integrated Ferroelectrics , Vol. 232 (2023) , pp. 43-62

15. Minimized Group Delay FIR Low Pass Filter Design Using Modified Differential Search

Algorithm

Prajapati S.;Rai S.;Tiwari M.;Dwivedi A.K.

Journal of Telecommunications and Information Technology , Vol. (2023) , pp. 78-84

16. Minimal Group Delay Multi-objective Finite Impulse Response Filter Design Using Salp

Swarm Algorithm and Its Improved Version

Prajapati S.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 1024 LNEE (2023) , pp. 443-454

17. Design and Analysis of Negative Capacitance Graded Channel Junctionless Nanowire for

Analog/RF Applications

Rai M.K.;Verma S.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 1024 LNEE (2023) , pp. 801-812

18. Recent Trends in Electronics and Communication

Himanshi Awasthi, Nitish Kumar, Vaibhav Purwar, Abhinav Gupta, Vikrant Varshney, Sanjeev Rai

Springer Nature Singapore , Vol. (2022) , pp.

19. Thermal Stability Analysis of Graded-Channel Dual-Material Double-Gate (GCDMDG)

MOSFET for Analog Application

Priya A.;Gupta A.;Agrawal N.;Rai S.;Mishra R.A.

Lecture Notes in Electrical Engineering , Vol. 777 (2022) , pp. 213-224

20. Extension of the ERDMOSM1 and ERDMOSM2 Reduced Group Delay Finite Impulse Response (FIR) in Digital Filtering

Prajapati S.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 911 (2022) , pp. 681-692

21. Power Optimized 7 T SRAM Cell with Single Bit Line Using FinFET Technology

Verma V.K.;Rai M.K.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 911 (2022) , pp. 565-578

22. Comparative Analysis of Negative Capacitance Double Gate Junctionless Transistor and

Tri-Gate FinFET for Analog Performance

Bairwa D.;Rai M.K.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 911 (2022) , pp. 579-590

23. Performance Enhancement of SiGe-Based Junctionless Tri-Gate (JL-TG) FinFETs Using

Hetero-High-K Gate Oxide Material

Awasthi H.;Sigroha D.;Varshney V.;Rai M.K.;Rai S.;Gupta A.

Lecture Notes in Electrical Engineering , Vol. 911 (2022) , pp. 545-553

24. Analysis and Study of L-Shaped Dielectric Pocket and Its Effect on the Performance of MOSFET in Nano Scale Regime

Kumar Rai M.;Rai S.

2022 IEEE Students Conference on Engineering and Systems Sces 2022 , Vol. (2022) , pp.

25. Linearity Distortion & Thermal Stability Analysis of Negative Capacitance based Cylindrical Junction-less Transistors (NC-CyJLT)

Rai M.K.;Gupta A.;Rai S.

Silicon , Vol. 14 (2022) , pp. 9871-9885

26. Comparative Study of Silicon and In_{0.53}Ga_{0.47}As-Based Gate-All-Around (GAA) MOSFETs

Awasthi H.;Kumar N.;Purwar V.;Gupta A.;Varshney V.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 777 (2022) , pp. 137-143

27. Analysis of Negative Capacitance Double-Gate Junctionless Transistor for the Variation of

Device Parameters

Rai M.K.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 777 (2022) , pp. 255-262

28. Investigation of Analog Performance of In_{0.53}Ga_{0.47}As-Based Nanotube Double-Gate-All-Around (DGAA) MOSFET

Kumar N.;Awasthi H.;Purwar V.;Gupta A.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 777 (2022) , pp. 89-96

29. A Novel Approach to Investigate Analog and Digital Circuit Applications of Silicon Junctionless-Double-Gate (JL-DG) MOSFETs

Gupta A.;Rai M.K.;Pandey A.K.;Pandey D.;Rai S.

Silicon , Vol. 14 (2022) , pp. 7577-7584

30. Compact Modeling and Analysis of Charge and Device Capacitance for SELBOX Junctionless Transistor

Kumar A.;Rai S.

Silicon , Vol. 14 (2022) , pp. 2565-2572

31. Comparative Analysis & Study of Various Leakage Reduction Techniques for Short Channel Devices in Junctionless Transistors: A Review and Perspective

Rai M.K.;Gupta A.;Rai S.

Silicon , Vol. 14 (2022) , pp. 4423-4445

32. A Novel Approach to Investigate the Impact of Hetero-High-K Gate Stack on SiGe

Junctionless Gate-All-Around (JL-GAA) MOSFET

Gupta A.; Rai S.; Kumar N.; Sigroha D.; Kishore A.; Pathak V.; Rahman Z.U.

Silicon , Vol. 14 (2022) , pp. 1005-1012

33. Temperature-Dependent Analytical Modeling of Graded-Channel Gate-All-Around (GCGAA)

Junctionless Field-Effect Transistors (JLFETs)

Gupta V.; Kumar N.; Awasthi H.; Rai S.; Pandey A.K.; Gupta A.

Journal of Electronic Materials , Vol. 50 (2021) , pp. 3686-3691

34. Effect of Various Parameter Variations on Electrical Characteristics of Rectangular Gate

All Around Junctionless Transistor

Rai M.K.; Rai S.; Gupta A.

Lecture Notes in Electrical Engineering , Vol. 683 (2021) , pp. 409-416

35. Physical Parameter Variation Analysis on the Performance Characteristics of Nano DGMOSFETs

Yashu Swami; Sanjeev Rai

Circuits and Systems , Vol. (2021) , pp.

36. Modeling of Surface Potential and Fringe Capacitance of Selective Buried Oxide Junctionless Transistor

Kumar A.; Swami Y.; Rai S.

Silicon , Vol. 13 (2021) , pp. 389-397

37. Dielectric Pocket (DP) Based Channel Region of the Junction-Less Dual Material Double

Gate (JLDMDG) MOSFET for Enhanced Analog/RF Performance

Kumar A.; Gupta A.; Rai S.

Lecture Notes in Electrical Engineering , Vol. 587 (2020) , pp. 597-604

38. Noise and Linear Distortion Analysis of Analog/RF Performance in a Two Dimensional Dielectric Pocket Junctionless Double Gate (DP-JLDG) MOSFET to Control SCEs

Gupta A.;Kumar A.;Rai S.;Tripathi R.

Lecture Notes in Electrical Engineering , Vol. 587 (2020) , pp. 533-547

39. Impact of Oxide Engineering on Analog/RF Performance of Doping-Less DMDG MOSFET

Gupta A.;Kumar A.;Rai S.;Tripathi R.

Lecture Notes in Electrical Engineering , Vol. 587 (2020) , pp. 557-567

40. A comparative analysis of asymmetrical and symmetrical double metal double gate SOI MOSFETs at the zero-temperature-coefficient bias point

Kumar A.;Gupta A.;Rai S.

Lecture Notes in Electrical Engineering , Vol. 524 (2019) , pp. 517-526

41. Ultra-Thin High-K Dielectric Profile Based NBTI Compact Model for Nanoscale Bulk MOSFET

Swami Y.;Rai S.

Silicon , Vol. 11 (2019) , pp. 1661-1671

42. Comprehending and Analyzing the Quasi-Ballistic Transport in Ultra Slim Nano-MOSFET

Through Conventional Scattering Model

Journal of Nanoelectronics and Optoelectronics (2019)

43. Reduction of self-heating effect using selective buried oxide (SELBOX) charge plasma based junctionless transistor

Kumar A.;Gupta A.;Rai S.

AEU International Journal of Electronics and Communications , Vol. 95 (2018) , pp. 162-169

44. Potential Modeling of Oxide Engineered Doping-Less Dual-Material-Double-Gate Si-Ge

MOSFET and Its Application

Abhinav Gupta; Anamika Singh; S. K. Gupta; Sanjeev Rai

Journal of Nanoelectronics and Optoelectronics , Vol. (2018) , pp.

45. Analytical Modelling and Analysis of Spacer Induced Shallow Source/Drain Extension

Junction-Less Double Gate (SDE-JLDG) MOSFET Incorporating Fringing Field Effects

Abhinav; Sanjeev Rai

Journal of Nanoelectronics and Optoelectronics , Vol. (2018) , pp.

46. A novel SCE independent threshold voltage hybrid extrapolation extraction method for nano MOSFETs

Swami Y.;Rai S.

2017 International Conference on Energy Communication Data Analytics and Soft Computing Icecds 2017 ,

Vol. (2018) , pp. 1333-1341

47. Modeling and Characterization of Inconsistent Behavior of Gate Leakage Current with Threshold Voltage for Nano MOSFETs

American Journal of Modern Physics (2018)

48. Charge plasma based graded channel with dual material double Gate JLT for enhance Analog/RF performance

Kumar A.;Gupta A.;Rai S.

2017 4th International Conference on Power Control and Embedded Systems Icpces 2017 , Vol. 2017-

January (2017) , pp. 1-6

49. Proposing an enhanced approach of threshold voltage extraction for nano MOSFET

Swami Y.;Rai S.

Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics , Vol. 2017-October

(2017) , pp. 5-8

50. Impact of dielectric pocket on analog/RF performance of short channel double gate MOSFET

Gupta A.;Maurya N.;Rai S.

2017 4th International Conference on Power Control and Embedded Systems Icpces 2017 , Vol. 2017-

January (2017) , pp. 1-6

51. A study and comparative analysis of low power hybrid-CMOS 1-bit full adders in deepsubmicron technology

Yadav M.;Gupta A.;Rai S.

2017 4th International Conference on Power Control and Embedded Systems Icpces 2017 , Vol. 2017-

January (2017) , pp. 1-7

52. Comparative analysis of junctionless Bulk and SOI/SON FinFET

Priya A.;Rai S.;Mishra R.

2017 4th International Conference on Power Control and Embedded Systems Icpces 2017 , Vol. 2017-

January (2017) , pp. 1-4

53. A Comparative study of Junctionless dual material double gate Silicon on Insulator (SOI) and Silicon on Nothing (SON) MOSFET

Chauhan R.;Abhinav A.;Kumar A.;Rai S.

2017 4th International Conference on Power Control and Embedded Systems Icpces 2017 , Vol. 2017-

January (2017) , pp. 1-7

54. Analytical model and performance investigation of electric potential for junctionless cylindrical surrounding gate (JLCSG) MOSFET

Abhinav ;Srivastava M.;Kumar A.;Rai S.

2017 4th International Conference on Signal Processing and Integrated Networks Spin 2017 , Vol. (2017) ,

pp. 256-261

55. Reliability analysis of Junction-less Double Gate (JLDG) MOSFET for analog/RF circuits for high linearity applications

Rai S.

Microelectronics Journal , Vol. 64 (2017) , pp. 60-68

56. Modeling and analysis of sub-surface leakage current in nano-MOSFET under cutoff regime

Swami Y.;Rai S.

Superlattices and Microstructures , Vol. 102 (2017) , pp. 259-272

57. Modeling, Simulation, and Analysis of Novel Threshold Voltage Definition for Nano-MOSFET

Swami Y.;Rai S.

Journal of Nanotechnology , Vol. 2017 (2017) , pp.

58. Al embedded MgO barrier MTJ: A first principle study for application in fast and compact

STT-MRAMs

Yadav M.K.;Gupta S.K.;Rai S.;Pandey A.C.

Superlattices and Microstructures , Vol. 103 (2017) , pp. 314-324

59. Analytical surface potential modeling and simulation of junction-less double gate (JLDG)

MOSFET for ultra low-power analog/RF circuits

Roy N.C.;Gupta A.;Rai S.

Microelectronics Journal , Vol. 46 (2015) , pp. 916-922

60. Leakage Reduction Using DTSCl and Current Mirror SCL Logic Structures for LP-LV

Circuits

Sanjeev Rai; Ram Awadh Mishra; Sudarshan Tiwari

Circuits and Systems , Vol. (2013) , pp.

61. Modelling, Design, and Performance Comparison of Triple Gate Cylindrical and Partially

Cylindrical FinFETs for Low-Power Applications

Sanjeev Rai; Jyotsna Sahu; Wanjul Dattatray; R. A. Mishra; Sudarshan Tiwari

ISRN Electronics , Vol. (2012) , pp.

62. Implementation of power-delay product reduction techniques for ultra-low-power subthreshold

SCL circuits

Rai S.; Vyas S.

Icpces 2012 2012 2nd International Conference on Power Control and Embedded Systems , Vol. (2012) , pp.

63. A survey on power-delay reduction techniques for ultra-low-power subthreshold SCL circuits

Vyas S.; Rai S.

2012 Students Conference on Engineering and Systems Sces 2012 , Vol. (2012) , pp.

64. A robust design for ultra low power operation using dynamic threshold SCL logic

Abhinav ; Rai S.; Tripathi R.

2011 2nd International Conference on Computer and Communication Technology Iccct 2011 , Vol. (2011) ,

pp. 265-269

65. High-speed and low power unified dual-field multiplier in GF (P) and GF (2m)

Shrivastava P.C.; Kumar R.; Kumar A.; Rai S.

IEEE Asia Pacific Conference on Circuits and Systems Proceedings Apccas , Vol. (2010) , pp. 847-850